100V N-Channel Enhancement Mode MOSFET

1.Product Information

1.1 Features

- ◇ Advanced SGT cell design
- ◇ Low Gate Charge
- ◇ Low On-Resistance
- ◇ RoHS and Halogen-Free Compliant
- ◇ 100% ΔVDS & UIS & Rg Tested

1.2 Applications

- ◇ DC-DC Converter
- ◇ Drones
- ◇ Motor drivers
- ◇ Light electric vehicles

1.3 Quick reference

- ◇ BV ≧ 100 V
- ◇ P_{tot} ≦ 174 W
- ◇ I_D ≦ 153 A
- ◇ $R_{DS(ON)}$ ≦ 5.3 mΩ @ V_{GS} = 10 V
- ◇ $R_{DS(ON)}$ ≦ 7.5 mΩ @ V_{GS} = 4.5 V

Green Product

RoHS

2.Pin Description

Symbol



Simplified Outline

Top View

PDFN5*6



3.Limiting Values

Symbol	Parameter	Conditions	Min	Max	Unit	Note
V_{DS}	Drain-Source Voltage	T_C = 25 ℃	-	100	V	-
V_{GS}	Gate-Source Voltage	T_C = 25 ℃	-	±20	V	-
I_D*	Drain Current (DC)	T_C = 25 ℃, V_{GS} = 10 V	-	153	A	Fig.2
		T_C = 100 ℃, V_{GS} = 10 V	-	97	A	
I_{DM}**,***	Drain Current (Pulsed)	T_C = 25 ℃, V_{GS} = 10 V	-	155	A	-
P_{tot}	Drain power dissipation	T_C = 25 ℃	-	174	W	Fig.1
		T_C = 100 ℃	-	69	W	
T_{stg}	Storage Temperature		-55	150	℃	-
T_J	Junction Temperature		-	150	℃	-
I_S	Continuous-Source Current	T_C = 25 ℃	-	153	A	-
E_{AS}*	Single Pulsed Avalanche Energy	V_{DD}= 100 V,L= 0.1 mH	-	151	mJ	Fig.19

4.Thermal Characteristics

$R_{\theta JA}$*	Thermal Resistance- Junction to Ambient	-	47	℃/W	Fig.16
$R_{\theta JC}$*	Thermal Resistance- Junction to Case	-	0.72		

Notes：

* Surface Mounted on 1 in² pad area, t ≤ 10 sec

** Pulse width ≤ 300 μs, duty cycle ≤ 2 %

*** limited by bonding wire

5.Marking Information

Product Name	Package	Reel size	Tape width	Quantity	Note
LN050N100G	PDFN5*6	330mm	12mm	5000	

Note: COMTECH defines “ Green ” as lead-free (RoHS compliant) and halogen free (Br or Cl does not exceed900 ppm by weight in homogeneous material and total of Br and Cl does not exceed 1500 ppm by weight;Follow IEC 61249-2-21 and IPC / JEDEC J-STD-020C)

6. Electrical Characteristics (T_A=25 ° Unless Otherwise Noted)

Symbol	Parameter	Conditions	Min	Typ	Max	Unit	Note
Static Characteristics							
BV_{DSS}	Drain-Source Breakdown Voltage	V_{GS} = 0 V, I_{DS} = 250 μA	100	-	-	V	
$V_{GS(th)}$	Gate Threshold Voltage	V_{DS} = V_{GS}, I_{DS} = 250 μA	1	-	3	V	
I_{DSS}	Drain Leakage Current	V_{DS} = 100 V, V_{GS} = 0 V	-	-	1	μA	
I_{GSS}	Gate Leakage Current	V_{GS} = ± 20 V, V_{DS} = 0 V	-	-	±100	nA	
$R_{DS(ON)}$ [a]	On-State Resistance	V_{GS} = 10 V, I_{DS} = 50 A	-	4.8	5.3	mΩ	Fig.8
		V_{GS} = 4.5 V, I_{DS} = 30 A	-	7.0	7.5		
Diode Characteristics							
V_{SD} [a]	Diode Forward Voltage	I_{SD} = 50 A, V_{GS} = 0 V	-	-	1.3	V	Fig.7
t_{rr}	Reverse Recovery Time	I_{DS} = 50 A, V_{GS} = 0 V	-	43	-	nS	Fig.20
Q_{rr}	Reverse Recovery Charge	$dI_{SD/dt}$ = 100 A/μs	-	137	-	nC	
Dynamic Characteristics [b]							
C_{iSS}	Input Capacitance	V_{GS} = 0 V, V_{DS} = 50 V Frequency = 1 MHz	-	3593	-	pF	Fig.10
C_{OSS}	Output Capacitance		-	853	-		
C_{rSS}	Reverse Transfer Capacitance		-	19	-		
R_G	Gate Resistance	F= 1 MHz	-	7.7	-	Ω	
t_d(on)	Turn-on Delay Time	V_{DS} = 50 V, V_{GEN} = 10 V, R_G=2.8 Ω, R_L = 8 uH, I_{DS} = 50 A	-	24	-	nS	Fig.18
t_r	Turn-on Rise Time		-	95	-		
t_d(off)	Turn-off Delay Time		-	54	-		
t_f	Turn-off Fall Time		-	17	-		
dv/dt	Peak Diode Recovery		-	0.422	-	KV/us	
di/dt	Peak Diode Recovery		-	767	-	A/us	
Gate Charge Characteristics [b]							
Q_g	Total Gate Charge	V_{DS} = 50 V, V_{GS} = 10 V, I_{DS} = 50 A	-	60	-	nC	Fig.17
Q_{gs}	Gate-Source Charge		-	9	-		
Qgd	Gate-Drain Charge		-	18	-		
Vplateau	Gate plateau voltage		-	3	-	V	

Notes :
a : Pulse test ; pulse width ≤ 300 μs, duty cycle ≤ 2%
b : Guaranteed by design, not subject to production testing

7. Typical Characteristics

Fig.1 Power Capability



Fig.2 Current Capability



Fig.3 Output Characteristics@Tj -55℃



Fig.4 Output Characteristics@Tj 25℃



7. Typical Characteristics

Fig.5 Output Characteristics@Tj 150℃



Fig.6 Transfer Characteristics vs Temp



Fig.7 Body Diode Characteristics



Fig.8 Drain-Source On Resistance



7. Typical Characteristics

Fig.9 Gate Charge



Fig.10 Capacitance



Fig.11 Normalized Threshold Voltage



Fig.12 Normalized Breakdown Voltage



7. Typical Characteristics

Fig.13 Normalized On Resistance



T_j - Junction Temperature (°C)

Fig.14 Switching Energy vs ID



I_{DS}- Drain-Source Current. (A)

Fig.15 Safe Operating Area



V_{DS} - Drain-Source Voltage (V)

Fig.16 Transient Thermal Impedance



Square Wave Pulse Duration (sec)

7. Typical Characteristics

Fig.17 Gate Charge Test Circuit & Waveform



Fig.18 Resistive Switching Test Circuit & Waveforms



Fig.19 Unclamped Inductive Switching (UIS) Test Circuit & Waveforms



Fig.20 Diode Recovery Test Circuit & Waveforms



8. Package Dimensions

PDFN5*6 Package



Symbol	Dimensions In Millimeters	
	Min.	Max.
A	1.03	1.17
b	0.34	0.48
c	0.824	0.970
D	4.80	5.40
D1	4.11	4.31
D2	4.80	5.00
E	5.95	6.15
E1	5.65	5.85
E2	1.40	-
E	1.27 BSC	
L	0.05	0.25
L1	0.38	0.50
L2	0.38	0.71
H	3.30	3.50
I	-	0.18

9. Record of Document amendment

产品名称：LN050N100G
版权说明：镭诺电子（宁波）有限公司
联系电话：4008887385

文档类型：产品手册
公司主页：www.leinuosemi.com

版本：01
修改记录：
1.初版发行